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ABSTRACT
In measuring and evaluating performance of an automobile and driver combination it is necessary to record
data from the vehicle and driver while both are in the
field.
The University of Missouri - Rolla Transportation
Research Program performs this type of evaluation.

The

present method of recording data in the field is with a
large, bulky, and somewhat fragile strip chart recorder.
The digital recording interface described in this
paper is designed to permit replacement of the strip chart
recorder with an audio tape recorder.

The interface will

allow simultaneous recording of two analog channels which
may be reproduced as required.

The interface is accurate

to within 1.6% of full scale and costs less than $150.

iii

ACKNOWLEDGEMENTS
The author wishes to thank Dr. D. Cunningham and
Dr. F. Kern for their valuable assistance and guidance
in preparing this thesis.

Acknowledgements are also

due Mr. M. Brown for the art work in this thesis and
Mrs. Chris Krone for the typing.

A special acknowledge-

ment is due my wife for outstanding patience and understanding throughout the preparation of this thesis.

iv

TABLE OF CONTENTS
Page

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .ii
ACKNOWLEDGEMENTS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iii
ABSTRACT .••••....

................................... .iv
ILLUSTRATIONS. . . . . . . . . . . . . . . . . . . . . . . . . . .
. vi

TABLE OF CONTENTS.
LIST OF
I.
II.

III.

INTRODUCTION AND SUMMARY OF PREVIOUS WORK.

. . . . .. . .. . ... .. . . . .. . . . . . .. .. . . . • 4
A.
ENCODE Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
B.
DECODE Mode.
. .. .. .. . . .. . . . .. . . . .. . . . . . . ... . .. . • 4
CIRCUIT OPERATION. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . • 8
THEORY OF OPERATION.

A.

ENCODE Mode .••

B.

Analog-to-Digital Converter.

• •9

2.

Sync-Burst Generator and READ Logic

.14

3.

Parallel-to-Serial Converter and
Multiplexer •••.••..••

.18

Output Bus Processor.

.22

DECODE Mode .•.•.•••••••.•

.23

1.

Preprocessor and Sync-Burst Detector .•...... 23

2.

Data Demultiplexer . . . . . • . . . . . . . . . . . . . . . . . • . . 30

3.

Digital-to-Analog Converter and Analog
Output Processing.

v.

•9

1.

4.

IV.

.1

.31

CALIBRATION AND ACCURACY •........•.•.........•.•.•.. 33
DISCUSSION AND CONCLUSIONS.

.37

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
VITA ••.•.•.•• . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . • 41
BIBLIOGRAPHY.

v

TABLE OF CONTENTS

(continued)

Page

APPEND ICES • . . . • . • . . . . . . • • • . . • . . . . • • . . • • . . . . . . . • . • . . . . . . . • .

A.

Tape Recorder Error Analysis ••...•.....•...•.•.. 42

B.

A FM Multiplexed Tape Recorder Interface ••.•.••. 52

vi

LIST OF ILLUSTRATIONS
Figures
1.

Page

BLOCK DIAGRAM OF DIGITAL INTERFACE IN ENCODE
MODE • • • • • • • • • • • • • • • • • • • • • • • • • • • . • • • • • • • • • • • • • • • • • • • • • • 6

2.

BLOCK DIAGRAM OF DIGITAL INTERFACE IN DECODE
MODE . • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • 7

3.

ENCODE- MODE WAVEFORMS • . . . • . • . • • . . . . • . . . . . . • . . . . . . . . . . 10

4.

ANALOG-TO-DIGITAL CONVERTER (ONE CHANNEL) AND
SAMPLE-AND- HOLD GENERATOR • . • . . . • . . . • . . . . . . • • . . . . . . . . . 11

5.

SYNC-BURST GENERATOR AND PARALLEL-TO-SERIAL
CONVERTER . . . • . . . • . . . • . • . . . . . . . • . . . • . . . . . . . . • • . . . • . . . . 15

6.

SYNC SELECTOR, DATA CLOCK, AND MULTIPLEXER ••......•.. 19

7.

DECODE-MODE WAVEFORMS . . . • . . . . . • . . . . • . . . . . . . . . . . . . . . . . 24

8.

SYNC-BURST DETECTOR WITH PREPROCESSOR AND DEMULTIPLEXER WITH SERIAL-TO-PARALLEL CONVERTER •..•.....•... 26

9.
10.

MODIFIED TAPE RECORDER POWER SUPPLY . . . . . . . . • . • . . . . . . . 43
FLUTTER MEASURING CIRCUIT AND PROBABILITY DENSITY
FUNCTION OF FLUTTER . • . • . . . . . . . . . . . . . . . . . . . . . . . . . . . • . . 45

11.

TIME-BASE-ERROR-DIFFERENCE DETECTOR WITH TYPICAL
WAVEFO~S • •••••••••••••••••••••••••••••.••••••••••••• 4 7

12.

TYPICAL TBED WAVEFORMS •.......•...•.•.•......•..•••.. 4 9

13.

PROBABILITY DENSITY FUNCTION OF TIME BASE ERROR
DIFFERENCE • . • . . . . . . . • . • . . . . . . . . . . . . . . . . . . . • . . . . . . . . . . 50

14.

BLOCK DIAGRAM OF FM INTERFACE . . . • . . . . . . . . . . . . . . . . . . . . 53

15.

VCO AND ACTIVE-LOW-PASS FILTER FOR .SkH z CARRIER . . . . . 54

16.

INPUT FILTERS, PHASE-LOCKED-LOOP DEMODULATORS, AND
LOW-PASS-OUTPUT FILTERS •.•....••...•.••.••.......•.•. SS

vii

LIST OF ILLUSTRATIONS {continued)
Figures
17.

Page

PHASE-LOCKED-LOOP POWER SUPPLIES AND TAPE
RECORDER POWER SUPPLY . • . . • . . • . . . . . • . . . . . • . . . . . . . . . . . . 56

18.

DC-TO-DC CONVERTER POWER SUPPLY . . • . . . . . • . . . . . • . . . . . . . 57

19.

TYPICAL EXAMPLES OF DEMODULATED SIGNALS . . . . . • . . . . . . . . 61

20.

TYPICAL EXAMPLES OF OVERLOADING IN DEMODULATOR .•.•.. 62

1

I.

INTRODUCTION A..T\JD SU.HMARY OF
PREVIOUS WORK

In many practical situations requiring the collection of data in remote or mobile field positions it is
necessary to have a portable recording system.
requirements are placed on such a system.

Several

The system

must be economical, rugged, and simple to operate.

It

must be capable of functioning in a high electrical noise
environment; for example near an operating motor vehicle.
It should be compatible with available power supplies.
Finally, the system must be able to reproduce the recorded
data as required.
The purpose of this thesis is to describe the design
of a two channel system for use in a research

veh~cle

by the

University of Missouri - Rolla Transportation Research Program.

The signals to be recorded represent driver originated

steering wheel movements and the lateral acceleration of the
vehicle.

The electrical signals both have a bandwidth of

10-15 Hertz and their amplitudes vary over a +10 volt range.
The complete recording system consists of a digital
interface and portable cassette tape recorder.
interface has two modes of operation:
the DECODE mode.

The digital

the ENCODE mode and

In the ENCODE mode the interface will

sample each input channel and encode the sample into an eightbit digital word.

These words are then time division
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multiplexed and a frame synchronizing signal is added for
every two words.
When used in the DECODE mode, the interface decodes
the incoming data words from the recorder and converts
the words into analog form.

The overall error per-

formance of the interface is less than 1.6% of full scale
(see Section IV) .
A digital system was selected for implementation
primarily

because AM multiplexing will not accurately pre-

serve signal amplitudes on replay, and tape recorder time
base error introduces distortion in FM multiplexing.
Portable audio cassette tape recorders such as the one used
in this system (Panosonic Model RQ-2035) display considerable
time base error or flutter.

The most obvious system for

accurately recording the baseband data of two analog signals
would be a multiplexed frequency modulated system.

Such a

system was constructed (see Appendix B) with the result that
the tape recorder flutter caused signal distortion in the
form of extra phase deviation of the frequency modulated
signal on the magnetic tape.

This extra modulation manifested

itself as a random 0 to 500 millivolt peak-to-peak ripple
at the output of the discriminators.

This corresponds to

approximately a 2.5% error with respect to a full scale
output of +10 volts.
In the eight-bit digital system the record-playback
error at room temperature is due entirely to the quantizing
error of the analog-to-digital converter which is .4% of

3

full scale.

Even when temperature changes are considered,

the error performance is still less than 1.6% of full scale
(see Section IV).

This error performance, realized at a

cost of less than $150, was deemed quite satisfactory and
thus the eight-bit digital recording interface described
here was implemented.
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II.

THEORY OF OPERATION

This section describes the basic operation of the
interface in each mode of operation.
shown in Figure l

The block diagram

represents the interface in the ENCODE

mode and the block diagram shown in Figure 2 represents
the interface in the DECODE mode ..
A.

ENCODE Mode
In this mode of operation the interface allows the

multiplexing o£ two analog-data channels onto one audio
recording channel

(see Figure 1) .

The input channels

are sampled at a frequency of 100Hz and converted to
eight-bit digital words.

While these words are being

formed and loaded into shift registers, a high frequency
sync burst is generated and sent to the tape recorder.
The eight-bit data words are then clocked out serially to
the tape recorder.
B.

DECODE Mode
The DECODE mode is the inverse of the ENCODE mode

(see Figure 2).

After a sync burst is detected, the

two data words following it are demultiplexed and loaded
into appropriate serial in, parallel out storage registers
which drive the digital-to-analog converters.

The out-

put of the converter is passed through operational amplifiers which remove a DC level introduced at the beginning
of the record operation.

The output of these operational
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amplifiers is a reconstruction of the analog signals
originally recorded.
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III.

CIRCUIT OPERATION

This section gives a detailed description of the
digital recorder interface in both modes of operation,
and describes the interactions of all subsystems of the
interface.
The EN/DE signal mentioned in the succeeding discussion and shown on succeeding diagrams is produced
by a switch on the front panel of the interface.
the switch is in the ENCODE

posit~on

When

and EN/DE signal

is a logical 1 and the interface samples the two analog
inputs and encodes the two samples into two eight-bit
binary words.

The interface then generates a sync

burst and sends it out to the tape recorder, followed
by the two encoded data words.

The principle subsystems

of the interface used in the ENCODE mode are the analogto-digital converters, the sync-burst generator and the
output multiplexer with output bus processor.
When the switch is in the DECODE position the EN/DE
signal is a logical 0 and the interface detects the binary
sequences previously recorded on tape and demultiplexes
the two data words following each sync burst.

The in-

terface then converts, via a digital-to-analog converter,
each eight-bit data word into its analog voltage counterpart that was originally encoded.

The principle sub-

systems used in the DECODE mode are the sync burst detector, data

demultiple~er,

the digital-to-analog con-

verter, and the input preprocessor.
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It is convenient to

divide

this discussion into

the two modes of operation of the interface, including
under each heading those subsystems used in that particular mode of operation.
A.

ENCODE Mode
When the interface is operated in the ENCODE mode

the EN/DE signal is a logical 1 and the 371-8-DAC modules
are connected in an analog-to-digital converter configuration.

The waveforms pertinent to the operation

of the interface in the ENCODE mode are shown in Figure
3,and the details surrounding the development of these
waveforms are discussed in this section.
1.

Analog-to-Digital Converter
The tracking type analog-to-digital converter

(ADC) consists of a solid state Digital-to-Analog
Converter (DAC) module which converts . an . ei..ght.- bit
binary number from a reversible binary counter
to a proportional current (see Figure 4) at the
input of the

~710

comparator.

The input to the

converter is first passed through an operational
amplifier with gain of one half·.

A DC level

of -5.0 volts is added because the analog input
inay vary over a +10 volt range, while
the ADC will operate only over a 0 to -10 volt
range.

For

exampl~

assume that a -1 volt

signal is applied to the input of the converter
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and that the converter is in its zero state.
negative voltage is applied to the

~710

A

comparator

input, resulting in a logical 1 comparator output.
This 1 is transferred into the delay flip-flop on
the positive edge of the CCLKl pulse.

When this

flip-flop is set it enables half of the count up
NAND gate.

The gate is completely enabled when the

CCLK2 pulse is generated at the other gate input.
On the trailing edge of the CCLK2 pulse the 74193
reversible counters are incremented by one binary
digit.

With a count of binary one applied to the

DAC, it produces a current of 7.8 microamperes, which
develops -.961 volts at the input of the comparator.
This process continues until the eight-bit counter
contains 26

or 00011010 2 , resulting in a current
10
out of the DAC of .2028 milli-amp.
This causes
a small positive voltage at the input to the
comparator which is inverted to a logical 0.
On the CCLKl signal leading edge the delay flipflop is reset and the 74193 reversible counters
are decremented by one binary digit to 00011000 2 •
This produces a voltage that is slightly negative
at the comparator input.

The converter will oscil-

late from a count of 25

to 26
until the sampling
10
10
cycle ends and the CCLK2 signal is gated off by
the NE555 timer which controls the sample period.
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The sample and hold timer is set for an ''on"
time

(logical 1) of about three milliseconds and

an "off" time of seven milliseconds producing a
sampling frequency of 100 Hertz.

The converter

takes about 2.5 milliseconds to accomplish a full
scale change, so the "on" time of the sample and
hold generator is more than enough for a full
scale change.

Since the converter can track a

full scale 0 to -10 volts change in 2.5 milliseconds

at its maximum tracking rate of 4000 volts/

second.

Comparing this with the maximum expected

input rate of change of 628 volts/second it is
seen that the tracking ability is well in excess
of that necessary to follow the input.
The clock pulse generator which

gener~

ates the CCLK signal is a NE555 universal integrated timing circuit which, in this mode of
operation, generates an astable output with duty
cycle and frequency controTiable by three external
components.

When its RESET line is high (logical

1) it operates normally, but when RESET is low
its operation is inhibited and its output remains
low (logical 0).

The EN/DE signal con-

trols the operation of this timer as well as the
sample and hold generator such that they are
inhibited when the interface operates in the DECODE
mode.

The generator output is fed into a two-stage

14

binary counter and the counter's outputs are decoded into the CCLKl and CCLK2 signals as shown in
. Figure 4.

The frequency of the CCLK signal is

400 kilohertz making the frequency of the CCLKl and
CCLK2 signals 100 kilohertz.
The outputs of the 74193 reversible counters
are connected to the 371-8 Digital-to-Analog converter through two 74157
plexers.

two-to-one

multi-

The multiplex mode of the 74157's deter-

mines whether the outputs of the 74193 reversible
counters or the outputs of two 7475 quad latches
are connected to the 371-8-DAC module.

When the

EN/DE signal is high the reversible counters are
selected and the DAC acts with the counters and
comparator as a tracking ADC.

When the EN/DE

signal is low the outputs of the 7475 quad latches
are selected to be connected to the 371-8-DAC,
converting it into the digital-to-analog converter
used in the DECODE mode.
2.

Sync-Burst Generator and READ Logic
Two events occur

simultaneously on the trail-

ing edge of the sample-and-hold (SMPL/HLD) signal
(see Figure 5).

The SMPL/HLD signal is fed into a

74121 monostable multivibrator such that the
negative edge of the SMPL/HLD signal creates a
logical one pulse of 10 microseconds duration at
the Q output of the 74121.

This signal is
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designated as the READ signal.

The READ signal

causes the bit pattern in the 74193 reversible
counters, which are frozen while the SMPL/HLD
signal is low, to be transferred into the parallelto-serial converter.

The READ signal is applied

to the mode control of two 7495 universal four
bit shift registers.

The CCLK signal is applied

to the clock2 connection on each 7495.

When the

mode of the 7495's is at logical one as it is
when READ is high, and the clock2 connection is
provided with a negative going edge, as from the
continuous CCLK signal, the information present
at the inputs is transferred to the outputs in a
parallel operation.

Therefore, during the READ

signal "on" time, there will be at least five
negative edges from the CCLK signal and there will
be ample opportunity for the information to be
transferred from the 74193's to the 7495's.

When

the READ signal returns to logical zero the information in the 7495's is effectively stored until
it can be clocked out using a right-shift operation.
At the same time that the READ signal is generated
the READ signal is generated at the Q output of the
74121 discussed previously.

The READ signal triggers

the sync-burst generator.
The sync-burst generator circuit is basically
a pulse generator which counts its own output
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pulses and shuts down after a predetermined number
of pulses have been generated.

As shown in Figure

5, the sync-burst generator consists of one NESSS
universal timer set to produce a frequency of 2
kilohertz, one 7474 delay type flip-flop, two NAND
gates, and two inverters.

The level of the Sync-

Burst signal with the reset line at logical zero
is also logical zero.

The SBE and READ signals

are initially at logical 1 which causes the reset
line of the NESSS to be low, inhibiting its operation.

When the READ signal, which is triggered

by the SMPL/HLD signal, goes to a logical 0,
the output of the NAND gate is forced to a logical
1 state allowing the reset line of the NESSS
to be high.

The timer immediately produces a

logical 1 output which is inverted.

The D-type

7474 flip-flop still contains a 1, so when its
output and the inverted Sync Burst are gated together
in the NAND gate and then inverted; a logical 0
is produced for the SBE signal.

The READ signal can

now return to logical 1 without disturbing the
operation of the NESSS timer.

The falling edge of

the first generated pulse causes the 7474 flipflop to toggle, which causes the SBE signal to
remain at logical 0.
the Synq Burst

The next rising edge of

alt~rs · only

the output of the

first inverter and the SBE signal remains

at
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logical 0.

The next falling edge of the Sync

Burst causes the 7474 flip-flop to toggle again,
changing its output to logical 1.

The output

of the first inverter is now also logical 1 so
the SBE signal returns to a high level, causing the
timer to be inhibited after two pulses with rising
edges .50 milliseconds apart.

The importance of

the rising edges being .50ms apart will become
apparent later in the discussion of the Sync-Burst
Detector subsystem.
3.

Parallel-to-Serial Converter and Multiplexer
The SBE signal is shaped by a 74121 monostable

multivibrator, such that the rising edge of the SBE
signal initiates a logical 0 pulse of 10 microseconds
at the Q output of the 74121.
signal.

This is the SYNCE

The Sync Selector subsystem, shown in Figure

6, selects between sync signals SYNCE and SYNCD
according to the logic level of the EN/DE signal
previously discussed.

In this instance EN/DE is

logical 1 so the SYNCE signal is passed.

The use

of the SYNCD signal will be discussed in the sections
dealing with the DECODE operation.
The output of the Sync

Selector is the SYNC

signal which triggers the Data-Clock subsystem.
Data Clock, as shown in Figure 6, is essentially
the same circuit as the Sync-Burst generator.

The
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Instead of using one D-type flip-flop and one twoinput AND function, this circuit uses four D-type
flip-flops in a modulo-sixteen counter configuration
and one five-input AND function.
of the circuit is similar to

The operation

that of the Sync

Burst Generator except that it produces sixteen
positive edges .SOms apart are produced.
The output of the 555 timer is the DCLK signal, and
the signal out of the five-input AND function is
the DEND signal.

The last flip-flop in the modulo-

sixteen counter is used to produce the two channel
selecting signals CHANSEL and CHANSEL.

The CHANSEL

and CHANSEL signals are NANDed with the DCLK signal
to produce the signals DCLKl and DCLK2.

When

CHANSEL is high, as it is when the circuit is
initially triggered, the data clock signal, DCLK,
is inverted and routed to the 7495 universal shift
registers for data channel one.

The DCLK signal

is inverted because the characteristics of the 7495
shift registers are such that internal data transfers occur only on negative going edges of the
clock pulse.

The channel select flip-flop allows

only eight negative edges to pass to the shift
register associated with channel one so that all
eight previously stored data digits can be rightshifted out of the 7495's and through the multiplexer shown in Figure 6.

When the CHANSEL signal
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is true the DCLK signal is inverted and becomes
the DCLK2 signal.

The DCLK2 signal is sent to

the channel two shift register where it performs
the same right-shift operation as that described
for the DCLKl signal.
The output multiplexer is a selector circuit
much the same as the Sync Selector discussed
earlier and is shown in Figure 6.

There are two

control signals present and three data channels
to be multiplexed.
and DEND.

The control signals are SBE

The data channel output are the Sync Burst,

DATOl and DAT02.

The positive going edge of the

DEND signal is used to trigger one-half of a
74123 dual monostable multivibrator to produce
the SELl signal, which is 4.0ms long, and the
negative going edge of SELl triggers the other
half of the 74123 to produce the SEL2 signal,
which is also 4.0ms long.

Of the three control

signals, SBE, SELl, and SEL2, the first to be
forced high on the trailing edge of the SMPL/HLD
signal is the SBE signal.

It remains high during

the generation of the Sync Burst allowing it
to be ouputted to the output bus processor.

When

the SBE signal falls, the Data Clock subsystem is
activated by the SYNC signal and DEND is forced
high starting the SELl, SEL2 sequence.

SELl is

applied to the same NAND gate as the DATOl data

22
signal such that while SELl is logical 1, the
DATOl signal, eight channel-one data bits generated by DCLKl, are passed to the output bus
processor.

When the SEL2 signal goes high, fol-

lowing the SELl signal, the eight-bit DAT02
signal is sent to the output bus processor subsystem.

This completes one encoding cycle of the

interface.

The entire process is restarted when

the SMPL/HLD signal becomes true again.
4.

Output Bus Processor
Since the step response of the tape recorder

is limited to a duration of about 2.0ms before the
pulse is unrecognizable, it was decided to, in
effect, differentiate the output of the multiplexer and take the absolute value of this differentiation.

The tape recorder responds quite

well to a narrow pulse width of about 50 microseconds, producing a well defined spike at its
output.

Therefore, instead of simple differentiation,

the two 74121 monostables shown appended to the
multiplexer in Figure 6 are used to provide a
SO~s

wide pulse at each level change of the

outputted data stream.

These pulses are NANDed,

and their amplitude reduced by one-half and sent
to the tape recorder.

This process of recording

in a psuedo baseband form makes recording of
long duration pulses possible without degradation
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of the pulse widths.

The decoder for this en-

coding process is discussed in the DECODE section.
B.

DECODE Mode
The ENCODE/DECODE switch is placed in the DECODE

position and the tape recorder data sequences are played
back through the interface to reconstruct the analog
signals originally recorded.

Placing the ENCODE/DECODE

switch in the DECODE position causes two basic circuit
changes

(see Figure 4).

The EN/DE signal is switched

to a logical zero level and the 371-8-DAC modules for
each channel are disconnected from the analog-to-digital
converter circuitry and connected as digital-to-analog
converters for the conversion of the previously recorded
data words back into their analog counterparts.
This section deals with the description of the
circuit subsections used by the interface in the Decode
mode of operation.

The waveforms pertinent to this

discussion are shown in Figure 7.
1.

Preprocessor and Sync-Burst Detector
The tape recording process causes both ampli-

tude and phase distortion of the pseudo baseband
data sequence.

The passband of the cassette tape

recorder was measured to be approximately 100 Hertz
to 5.0 kilohertz. : The response to a
1.0 volt recorded spike
When a sequence of

SO~s

is about

20~s

duration.

duration pulses is
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recorded at the data rate of the interface, the
recorder reproduces them with a rise time of
25.0 to

40.0~s,which

will not operate the TTL

logic used in the interface.

Also, the tape

recorder introduces noise at the ground level sometimes exceeding 1.0 volts in amplitude.

It was

found that the most effective way to produce TTL
compatible signals is to replay the tape recorder
at a high level

(8.5 setting on volume control and

10 on tone control) and pass the signal through a
5.1 volt 1N754 zener diode to remove the noise
surrounding zero volts

(see Figure 8).

The signal

is then limited at 5.1 volts and passed to a 7413
dual NAND schmidt trigger where it is shaped into
TTL compatible pulses with approximate pulse width
of

SO~s.

To reconstruct the original data sequence

the train of pulses is
flip-flop causing the
states at its

Q

used . ::to -. toggle a 74 74
flip ~ flop _ to

change

output . and thus producing the

DATA IN sequence.

The flip-flop is reset after each

set of two data words is constructed.

The reset

signal is the WRITE signal,which will be discussed
in the section dealing with the Data-Demultiplexer
sunsystem.

Resetting the decoder flip-flop insures

that each set of data words starts with the correct
level thereby correcting any possible errors due to
a previous data frame.
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The heart of the Sync-Burst Detector is a
74122 retriggerabl'e monostable multivibrator . with its
"on" time set to a value between the period of the
Sync Burst, which is .50 milliseconds and the period
of the highest frequency of the data sequence which
is 1.0 milliseconds.

The time constant has been

chosen at .8 milliseconds which corresponds to a
frequency of 1.25 kilohertz.

By retriggerable it · is

meant that the 74122 has the capability to produce
a completely new timing cycle of length .8ms, even
if it has not completed the previous cycle,

hence,

if the frequency of the input waveform is greater
than !.25kHz the Q output of the 74122 will always
remain high.

If the input frequency is below !.25kHz,

say l.OkHz, the Q output will cycle on every positive
edge of the l.OkHz signal and will be true for .8ms
and false for .2ms.

If the input to the 74122 is

also allowed to clock the Q output of the 74122 into
a 7474 D-type flip-flop then the level of the 7474
will reflect the frequency of the input with respect
to the predetermined time constant.

It is easiest

to visualize this operation by considering two
examples, one where the input frequency is low and
the other while it is high.

When the rising edges

are greater than .8ms apart the 74122 is allowed
to cycle completely through its monostable period
in .Bros.

This means that the

Q

output will return
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to logical 1 every .8ms after a rising edge triggers
the

c~rcuit.

At same time the rising edge of the

input triggers the 74122 monostable, it also strobes
the 7474 storage flip-flop; meaning that whatever
logic level was on its D-input is now transferred
to the Q output.

The falling edge of the Q output

of the 74122 is time delayed by the RC combination
at the Q output.

The time delay does not allow the

triggered logical 0 to reach the D-input of the
7474 before the flip-flop is clocked, hence the
flip-flop contains a logical 1 at its Q output
and a logical 0 at its Q output.

The delay in-

duced by an R of lOOn and a C of .1 microfarads is
about 10 microseconds.

The 74122 has completed its

cycle by the time another positive going edge triggers the circuit again, and the process repeats
itself.

Therefore, the Q output of the 7474, which

generates the SYNCB signal, remains at logical zero
for all frequencies below the threshold frequency.
Now assume the frequency of the input signal is
greater than the threshold frequency.

The first

rising edge of the signal triggers the 74122, and its
Q

output assumes a logical 0, but the 7474 flip-

flop is strobed before the 0 arrives at the data
input of the flip-flop due to the RC time delay
of

lO~s

discussed earlier.

The 74122 continues
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with its .8ms cycle, but before the .8ms has elapsed
another rising edge arrives and retriggers the 74122
before the Q output can return to logical 1.
This means that when the 7474 flip-flop is strobed
a second time it passes a logical zero to its Q
output and causes the SYNCB signal to be true.

When

the SYNCB signal goes high it triggers a 74121
monostable which produces a logical 0 pulse of
width .50ms at its Q output.
signal.

This is the SSYNC

Then SYNCB and SSYNC are NANDed as shown

in Figure 8 to produce the SYNCD signal.

Note that

only two rising edges sufficiently close together
can be detected.

This is why a Sync Burst containing

only two rising edges .50ms apart was chosen •
. As: was discussed in .t he ..·sectl:on deal.in·g

with the Sync-Burst Generator, the length of the
burst itself is

.75ms~

bit of length .SOms.

and following it is a data
In order to clock

these data bits into the appropriate shift register
with smallest possible probability of error, the
falling edge of the clock pulse should come in the
center of each data bit.

Thus, the time

from the second rising edge of the Sync Burst to
the center of the first data bit is .SOms.

Hence,

the reason for the 74121 on the output of the burst
detector is to delay the SSYNC signal by .50ms to
trigger the data clock subsystem.

The Sync Burst
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Detector and delay monostable are shown in Figure 8.
The SYNCD signal is the end product of this subsection.

The SYNCD signal is routed to the Sync

Selector shown in Figure 6 where it becomes the
SYNC signal, because the EN/DE signal is a logical
zero.

The nature of the SYNC signal is such that

it goes to a logical 0 at the center of the first
data bit, allowing the Data Clock to produce its
first negative edge at the center of the first data
bit.
2.

Data Demultiplexer
The data stream is routed to the serial input

of each set of the two 7495 universal shift registers
discussed previously.

The signals DCLKl and DCLK2

are still connected as before.

Because the sample-

and-hold generator is inhibited by the EN/DE signal,
the READ signal is a logical 0 which makes the
mode of the 7495's acceptable to a serial input as
shown in Figure 8.

When the first negative edge

occurs on the DCLKl signal the data bit at the
serial input of the channel-one shift registers
is shifted one position into the register.

Seven

more clock pulses to the channel-one shift register
will clock in a complete data word.

The channel-

select signals, CHANSEL and CHANSEL, change logic
levels and the DCLK2 signal clocks in eight data
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bits to the channel-two shift registers.

At this

point both shift registers for both channels have
complete data words in them so the DEND signal
returns to a logical 1.

The rising edge of the

DEND signal generates the WRITE signal of

lO~s

duration through a 74121 oneshot as shown in Figure
8.

The WRITE signal is routed to the strobe inputs

of four 7475 latching circuits.

The inputs of the

latches are connected to the outputs of the four
7495 shift registers, which now contain the two data
words.

When the WRITE signal is high the data

words are transferred to the outputs of the latches
and from there to the digital-to-analog converter
(DAC).

Before the data words enter the DAC, they

are routed through the 74157 two-to-one .. multiplexer
circuits.

Since the EN/DE signal is logical O,

the 371-8-DAC module will be operated as a digitalto-analog converter and the output of the latches
is channeled directly to the 371-8-DAC module which
generates a current proportional to the digital input.
3.

Digital-to-Analog Converter and AnalogOutput Processing
This subsection describes the DAC and its

associated output processing circuits and is shown
in Figure 4.

The eight-bit data word

enters the

371-8-DAC module where it is converted into a pro-
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portional current between zero and two milliamperes.
This current is passed through a variable resistor
which is adjusted for a one volt full scale output.
The two operational amplifiers following the converter multiply the signal by twenty and remove the
DC level of -5.0 volts originally introduced.

The

small capacitance across the output of the second
amplifier serves as a smoothing filter.

The analog

output is now processed and ready to be analyzed or
recorded on a strip chart recorder.
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IV.

CALIBRATION AND ACCURACY

This section describes the calibration procedure for
the interface in both of its modes of operation and discusses possible sources of error within the interface.
Appendix A deals with the tape recorder as an error source.
The calibration procedures outlined below are for only
one of the data channels, but should be applied to both
channels.
The first group of calibrations should be made with
the front panel switch of the interface in the ENCODE
position.
1.

Observe the voltage at test point one (TPl)

shown on Figure 4 with the analog input held at
signal ground.

Adjust variable resistor Rl for

a level of -5.0 volts at TPl.
2.

Observe the digital inputs

(8) of the 371-8-

DAC module with +10.0 volts at the analog input
and adjust R2 for a binary count that oscillates
between 255

and 256 10 • Now place a -10.0 volt
10
level on the analog input and observe that the

count oscillates between o10 and 1 10 .

If it does

not, readjust R2 and repeat this step until its
conditions are met.
The encoding portion of the interface is now completely calibrated.

Now the switch on the front panel

of the interface is placed in the DECODE position.

The

decoding section of the interface is calibrated according
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to the following procedures:
1.

Place logical

l's

(+5.0 volts) on all eight

digital inputs of the 371-8-DAC module and observe
test point two

(TP2).

Adjust variable resistor

R3 until the voltage at TP2 is +1 .. 0 volts.
2.

Still with

l's

on each digital input of the

DAC module observe the analog output on the front
panel.

Adjust R4 for +10.0 volts at the output

terminal.
The decoder section of the interface is now calibrated.
The digital timing signal frequencies are pre-adjusted
with fixed resistors and small percentage variations
(2-3%) in these signals will not disturb the operation
of the interface.

The NE555 timer circuits used can

be expected to drift .005% per degree Celsius.

The

maximum expected tempe.rature change is approximately
30 degrees Celsius which would cause a drift in output
frequency of .15%, well within tolerance.

The tracking

type analog-to-digital converter is specified to have a
linearity of + 1/2 of the Least Significant Bit {LSB) and
when used in a tracking mode such as in this interface
its quantizing uncertainty is ±1 LSB.

Hence, the errors

introduced by the converter are about .195% linearity
and .39% quantizing error with reference to full scale
operation.
The errors may be introduced · into the

analog~to-digital

converter due to temperature changes through the gain
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temperature coefficient and the zero temperature coefficient
of the

~710

comparator.

The gain temperature coefficient

is given by the manufacturer as 100ppm/°C.

For a change of

0

30 C, the error will be 3000ppm which is equal to .3%.

The

zero temperature coefficient is given as 3.5~V/°C and for a
change of 30°C is equal to 105.~V or .27% of the minimum
expected change in zero level.

The differential non-

linearity of the 371-8-DAC. module is given as 20ppm/°C
and the accuracy is 100ppm/°C.

These produce errors, for

a change of 30 0 C, of .06% and .3% of full scale, respectively.
Since the differential nonlinearity error is less than the
guaranteed linearity of + LSB, the module will operate
over the specified temperature range with no missing
quantization levels.

In other words, its monotonicity is

guaranteed over the given temperature range.

The errors in-

duced by power supply variations are due to the power
supply sensitivity of the 371-8-DAC module which is listed
as .05%/%.

This is the error in output current due to

a percentage change in power supply voltage.

The power

supply can be expected to drift by 4% with time and ternperature as measured under laboratory conditions.

Therefore

the power supply sensitivity of the DAC is about .098% of full
scale.

The worst possible situation would be if all the above

errors occurred simultaneously.

Therefore the worst case

sum of error is 1.613% of full scale.

This is considerably

better than the 2.5% of full scale for the FM multiplex
system described in Appendix B.

A more realistic error
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estimate might be the rms sum of the errors to account
for the fact that it is highly unlikely that they will
all occur simultaneously.

The rms error is .675% of full

scale.
This error discussion did not include the errors
in the analog signal due to the shaping using

~741

operational amplifiers, because they do not contribute any
significant error probability.

For example, the change

input offset current necessary to null the output is on
the order of nanoamperes through the specified temperature
range and the power supply sensitivity is given as
of supply.

lO~V/V

With the given power supply drift of 4% the

expected drift of the operational amplifiers is

6~V

which

is 6.0xl0 -4 % of full scale even for the smallest expected
swing of the output.

The

~741

operational amplifiers

are so stable with respect to temperature and power
supply rejection that it is not necessary to include
their contribution to the overall error probability.

The

bit error induced by the tape recorder was measured and
found to be insignificant as is shown in Appendix B.
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V.

DISCUSSION AND CONCLUSIONS

The digital tape recording interface described in
the body of this thesis is entirely contained in an aluminum utility box with dimensions 4 inches, by 7 inches, by
11 inches.

The circuitry is arranged on four printed

circuit boards mounted in a printed circuit card file.
The top two printed circuit boards are labeled as A/D/D/A
boards and each board contains the following subsystems
as shown in previous figures:

the A/D/D/A converter

(Figure 4), the parallel-to-serial converter (Figure 5),
and the serial-to-parallel converter (Figure 8).
The third board from the top is labeled as the ENCODE
board and it contains the following subsystems:

the A/D

conversion clock (Figure 4), the sample-and-hold generator
(Figure 4), the sync-burst generator (Figure 5), and the
multiplexer with output bus processor (Figure 6).

The

fourth board is labeled as the DECODE board and it contains the following subsystems:

the data clock

(Figure

6), the channel selector (Figure 6), the sync selector
(Figure 6), and the sync-burst detector with data preprocessor (Figure 8).

The waveforms shown in Figures 3

and 7 have been observed and verified in the laboratory,
and may be used in trouble shooting the interface if
necessary.
Although the completed interface performs adequately,
several discrepancies were observed under test conditions.
Calculations derived from measurements taken on time base
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error, discussed in Appendix A, indicate that TBE is not
a significant factor in the bit-error rate of the interface.
However, it was observed that occasional bit errors
occured.

One possible cause for this impulsive behavior

of TBE is Coulomb

frictional effects both inside individual

cassettes, and at the tape head itself.

One solution to

this problem would be to use high quality cassettes and
frequently clean the tape head.

Another solution to mini-

mize the effect of bit-error would be a small design
change to allow the data to be clocked onto the tape mostsignificant bit first, since the probability of error
increases with time.
When the interface is operated in the DECODE mode i t
was found that a tape recorder volume setting of 8.5 was
not always optimum for all tape recorders of this type.

It

was found that the best method for setting the volume
control is as follows:

first observe the digital output

and sync output on the front panel of the interface and,
second, turn up the tape recorder volume until the data
stream clearly contains the Sync Burst and Sync Signal
is evident with falling edges approximately !Oms apart.
The correct setting will usually be between 7 and 9.5.
Since the reconstructed analog outputs must be passed
through direct-coupled operational amplifiers with gains
totaling 20, it is very important to use a regulated +15
volt supply when the interface is used in the DECODE mode.
The only

precautions ·~~

·that . need to be taken when

the interface is used in the ENCODE mode are that the
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input analog signal leads should be shielded against high
noise levels and the signals should not exceed the instrument's range of +10.0 volts.
Although the prototype contains only two channels, the
number of channels processed is not a basic limitation of the
design.

With

a des.ign change involving clock frequencies and

channel selecting logic, the interface should be capable of
handling any number of additional channels.

However, as

the data rate is increased the probability of bit-error is
increased also.

Two solutions to this problem are possible.

The first would entail the use of a higher quality recording
tape and tape transport mechanism.

Another solution that

would require extensive redesign would be to use a returnto-zero or bi-phase encoding method.

This method has been

successfully applied to computer-grade recording systems,
where several data words are usually grouped together to
form a frame of words.

The advantage of this technique is

that the data clock can be derived from the data by using
standard phase-lock techniques.

This ·method would virtually

eliminate all bit-errors due to TBE.
Under experimental conditions the interface has an
expected error of 1.6% of full scale except for occasional
digit bit errors and costs less than $150 to construct.
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APPENDIX A
Tape Recorder Error Analysis
The tape recorder under consideration in this appendix
is a Panasonic Model RQ-2035 cassette-type recorder-player
which lists for approximately $40 retail.

The recorder

is powered by either 115 VAC or by six C-size 1.5 volt
batteries.

The recorder has been modified so it can be

powered by an automobile electrical system as shown in
Figure 9.

The tape transport mechanism is very crude in

that it utilizes neither a speed control

(other than a

centrifugal motor speed governor) and no tape position
servo system.
The purpose of this analysis was to determine if the
phase error imparted by the tape recorder was sufficient
to cause bit errors in the decoding process of the digital
interface.
The data rate of the interface is 1.0 kilobits per
second giving a bit period of

SOO~s.

When the data bits

are clocked into the interface the data clock signal
occurs in the center of each data bit.

This allows the

data bit the freedom of shifting +250 microseconds either
direction from center with no error.
Since the binary digits are recorded in pseudo base-·
band form this discussion is limited to the effects of
Time Base Error (TBE) as applied to direct recording.
Flutter is defined as the instantaneous tape velocity
changes around some mean value, in this case 1.875 inches
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FIGURE
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per second.

The effect of flutter is a time axis dis-

tortion of the recorded material which sets a limit on
the usable data bandwidth of the tape recorder.

The

flutter of the tape recorder used with the digital interface was measured, and is
The

f~utter

a~so

Figure 10.

+~.07%

of the mean velocity.

has a normal distribution as shown in

The block diagram of the circuit used to

obtain the flutter

pd~

is a1so shown in Figure 10.

The

flutter bandwidth was measured and found to extend from
approximately 2.0Hz to 200Hz.

The Time Base Error {TBE)

is derived by integration of the flutter signal.

However

a straight forward integrator circuit using either active
or passive components has two disadvantages.
DC

vo~tage

Any small

applied to the input of an integrator will

produce a ramp at its output, so all DC voltage must be
removed from the output of the FM discriminator shown in
Figure

This would imply capacitive coupling, but

~0.

due to the fact that the frequencies of interest are less
than S.OHz, the capacitor

wou~d

be quite large.

The

second drawback to the integrator scheme is that all
available operational amplifiers tend· to produce an unsatLsfactory

integrator at extreme ends of their frequency

response.

It was decided that a sampled TBE signal

could be measured and standard statistical methods could
be used to analyze the

resu~ts.

The sampled TBE is more

commonly referred to as Time Base Error Difference {TBED)
or "jitter".
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The TBED signal is obtained using the circuit shown
in Figure 11.

The reproduced two kilohertz tone from the

tape recorder is applied to the designated input with the
7474 flip-flop and the two 74193 counters cleared.

Since

the 74121 monostable is not triggered its Q output is high
allowing the tone to enter the 7474 and clock it to a
logical one, triggering the

When the 74121 Q output

74~21.

is low the tone is locked out for the period of the 74121.
When the 74121 returns to its normal mode the 7410 has a
one on each input allowing the calibrated time base, which
is

a calibrated laboratory oscillator, to enter the 74193

counters.

The frequency of the calibrated source is one

megahertz, or a period of
timing oneshot is 1.0 ms.
spans

l.O~s.

The period of the 74121

The period of the monostable

is such that

it

a specified number of reproduced

tone pulses.

The combination of two 74193 counters, two

7475 latches, and the 371-8-DAC provide a calibrated ramp
generator with sample and hold.

When the 74121 period

oneshot returns to logical 1 at its Q output the tone is
allowed to clock the 7474 flip-flop.

The first positive

edge after the Q output of the 74121 goes high, toggles
the flip-flop and applies a zero to that input of the
7410 gate, shutting off the calibrated time source.

Fol-

lowing this negative going edge the value in the counters
is transferred to the latches and the digital-to-analog
converter.

The cycle then repeats on the next positive

tone edge.

The output of the converter will be changed
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every millisecond to correspond to the difference in TBE
over that interval.

Since the output of the DAC ranges

from 0 to 1.0 volts and the calibrated time source has
a

l.O~s

period, the range of the test instrument is

for a full scale 0.0 to 1.0 volt change.

256.0~s

The sampling

period of 1.0 ms was chosen because of the need to sample
at greater than the Nyquist rate of the flutter spectrum
to record all TBE variations.

The circuit waveforms are

shown in Figure 11.
Some typical TBED signals measured by this circuit are
shown in Figure 12.

The probability density function of the

TBED signal is shown in Figure 13.
variance is

25.43~s

of one millisecond.

2

.

The mean is zero and the

This is the TBED for a sample period
However, for the data sequence of length

10.0 ms, as used in the data interface, these results can
be extrapolated by using standard statistical methods.
Since the TBED is approximated by a normal distribution
over each sampling interval it is assumed that each sample
is independent of the preceding ones.

Since the distribution

of a sum of independent normal random variables is normal with
mean equal to the summation of all means and variance equal
to the summation of all variances, over ten sample periods,
or 10 ms, the TBED mean is still zero and the variance is

254.3~s 2 .
15.94~s

Therefore the standard error deviation is

over 10 ms.

than +3cr, equal to

The probability of an error greater
+47.82~s,

is negligible.

Since the
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interface design allows for a jitter of

+250~s

for each

data bit it is concluded that the tape recorder time base
error will not affect the recording process.
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APPENDIX B
A FM Multiplexed Tape Recorder
Interface
This interface was designed and built in the initial
phase of this research to enable preliminary measurements
pertaining to probability of error and tape recorder induced
noise.

There was also an immediate need for such an in-

terface in the field for preliminary measurements of the
research vehicle and driver responses as listed in the
introduction to this thesis.

When the system was corn-

pleted, the probability of error was measured and was
found to be 2.5% of full scale for each channel.

This

error is due largely to the time-base error of the tape
recorder used as discussed in the introduction and
Appendix A.

This error was deemed unsatisfactory for

the purposes of the transportation research being performed and led, eventually, to the digital model of the
interface discussed in this thesis.

This FM interface

may be of future use where a 2.5% of full scale error is
allowable and for this reason its schematics and calibration procedures are ine Luded in this Appendix.

Figure

14 is a block diagram of the system and Figures 15 through
18 are the schematics for the blocks shown in Figure 14.
The FM Data Interface was designed to be used in
conjunction with a Panasonic Model RQ-2035 cassette tape
recorder-player and two remote data sensing devices with
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available output voltage swing of 25 volts peak-to-peak
maximum.

The two data channels are fed into the inter-

face where they frequency modulate carriers at 500Hz
and 2.5kHz.

The modulated carriers are then multiplexed

onto one analog recording channel.

The recorder, in the

play mode, can be played back through the interface which
will demodulate and demultiplex the original recorded
signals for display or strip chart recording.

Both the

interface and the modified tape recorder may be powered
by an automobile electrical system or a separate bench
power supply, isolated from earth ground, producing 13-15
volts DC at approximately two (2) amperes.

Both units

are protected against having their supply voltages accidentally reversed by causing their fuses to open circuit.
To insure that the interface will operate with the
best possible error performance, a few basic tests with
a voltmeter and frequency counter are described below.
Connect a voltage supply set at 14.5 VDC to the
DC-to-DC converter and perform the following calibrations.
1.

Connect the frequency counter to pin 4
of the SD566

(see Figure 15) VCO used for

channel one and adjust Rl for a frequency
of 500 Hertz.

Now connect the counter to

pin 4 of the SD566 VCO used for channel
two and adjust R2 for a frequency of 2.5
kilohertz.
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2.

Connect the frequency counter to pin 4
of the NE565 phase 1ocked loop used to
demodulate channel 1, and adjust R3
for a frequency of 500Hz.

Now connect

the counter to pin 4 of the NE565 used
to demodulate channel two and adjust
R4 for a frequency of 2.5kHz.
3.

Connect the input of the demodulator
subsystem to the common terminal of the
DC-to-DC converter (see Figure 16 and 18)
and observe the voltages at the analog
outputs.

These voltages should be at

a zero voltage 1evel.

If they are not

adjust either RS or R6 or both, shown
on Figure 16, depending on which channel
is not at zero volts.
4.

Observe the voltage at the output of the
first stage of the active low pass filter shown in Figure 15, in the multiplexer
and modu1ator subsystem.

Adjust R7 for

zero volts DC output.
5.

Observe the voltage at the output of
the multiplexer summing operational
amplifier (see Figure 15).

This DC

voltage should be adjusted for zero volts
DC with R8.
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The interface is now completely calibrated and ready for
operation.

When using the device in the field make all

external connections before applying power to the DC-to-DC
converter used in this interface.
Figure 19 and 20 illustrate the properly functioning
interface recorder system and the distortion that can
be expected due to tape recorder time base error.

Figure

19 represents the expected output of the system for
various inputs.

The inputs are, from top to bottom, no

input (this illustrates the noise imparted by the tape
recorder), a 10 volt peak-to-peak sine wave, triangle
wave, and square wave.
l.OHz.

Their frequency is approximately

Figure 20 represents the reproductions expected

for an over-range input signal.

The waveforms from

top to bottom are l.OHz, 10 volts

peak-to~peak,

volts peak-to-peak, and 30 volts peak-to-peak.

20
The

jagged appearance of the bottom waveform is due to the
phase locked loops being unable to track the recorded
frequency deviations.

The maximum range of input voltage

from each sensor is +12 volts.

The material costs for

this interface are less than $75, and its error performance is 2.5% of full scale.
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